
TSMC has nearly finalized specs for a new advanced semiconductor packaging aimed at more powerful AI chips, called ‘panel-level packaging’ that will use a substrate 310mm by 310mm, much smaller than the 515mm-by-515mm previously trialed by TSMC, Nikkei Asia reports, adding a